99,229 views 253 on YTPak
500 11

Published on 01 Sep 2013 | over 4 years ago

I write Verilog code to model an inverter logic gate, compile that Verilog code into a model whose behavior I can simulate, and simulate the behavior of that model, all within ModelSim Altera starter edition. I present it in a conversational style.

Thanks for watching! You can see more tutorials and job listings on our website: www.verilogjobs.com .
Customize Your Hybrid Embed Video Player!

6-digit hexadecimal color code without # symbol.


Report video function is under development.


Loading related videos...