58,914 views 209 on YTPak
267 3

Published on 01 Sep 2013 | over 3 years ago

I write Verilog code to model an inverter logic gate, compile that Verilog code into a model whose behavior I can simulate, and simulate the behavior of that model, all within ModelSim Altera starter edition. I present it in a conversational style.

Thanks for watching! You can see more tutorials and job listings on our website: www.verilogjobs.com .

Loading related videos...